Logo
About usInnovation CMChallengesEuropa2iEntrepreneurshipR&D&I SearchAgentsEventsReports
en
TEMPERATURE THROTTLING MECHANISM FOR DDR3 MEMORYCM Patents

Índice de la ficha

Updated at
24/07/2026
Numero publicacion
US.2009052266.A1
Fecha publicacion
26/02/2009
Numero solicitud
84342807

En detalle

Resumen

[0000] A method for throttling a bus, e.g. a memory bus, may be used to compensate for potential inaccuracy of feedback information received for monitored characteristics, e.g. temperature, reported by sensors configured in monitored devices, e.g. memory devices, accessed through the bus. For example, in case of a memory bus, a memory controller may be configured to throttle the memory bus in a way that maximizes system performance while ensuring that the memory devices keep operating within their thermal limits. Readings obtained from the memory, or from close proximity to the memory, may indicate whether the temperature of the memory has crossed over one or more designated trip points, and one or more algorithms may be executed to perform throttling according to the readings and based on fixed and dynamic throttling modes. The memory controller may infer temperature changes taking place in the memory devices when successive readings are indicating that the temperature of the memory device has remained over a given trip point. Based on these inferences, the memory controller may then change the manner in which the bus is throttled.

Etiquetas

Inventores
Askar TahsinMadrid Philip e
Solicitantes
Askar TahsinMadrid Philip eAdvanced Micro Devices Inc
Clasificacion ipc
G06F 13/ 16 A IG06F 3/ 00 A IG11C 7/ 04 A I
Clasificacion cpc
365/212
Publicaciones
US.2009052266.A1
Logo

Innovation CM
Challenges
Europa2i
Entrepreneurship
R&D&I Search
Agents
Events
Reports
About us
Contact
Give us your opinion
Cookies
Legal notice
Privacy

© Copyright Espacio Madrileño de Investigación e Innovación 2026