Logo
About usInnovation CMChallengesEuropa2iEntrepreneurshipR&D&I SearchAgentsEventsReports
en
DIFFERENTIAL LOGIC GATE HAVING N INPUTSCM Patents

Índice de la ficha

Updated at
24/07/2026
Numero publicacion
WO.2012123604.A1
Fecha publicacion
20/09/2012
Numero solicitud
WO2012ES00059
Fecha presentacion
14/03/2012

En detalle

Resumen

The invention relates to a differential logic gate having n inputs to be used with the LVDS differential standard in which 2n zero bias Schottky diodes and comparators are used. Depending on the connections between said diodes and the comparators, and between the outputs of the comparators, any type of logic gate can be created.

Etiquetas

Inventores
Tejedor Alvarez Luis Angel
Solicitantes
Universidad Complutense de MadridTejedor Alvarez Luis Angel
Clasificacion ipc
H03K 19/ 08 A I
Publicaciones
WO.2012123604.A1
Logo

Innovation CM
Challenges
Europa2i
Entrepreneurship
R&D&I Search
Agents
Events
Reports
About us
Contact
Give us your opinion
Cookies
Legal notice
Privacy

© Copyright Espacio Madrileño de Investigación e Innovación 2026